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Stress Management in Sub-90-nm Transistor Architecture
R. Arghavani, Z. Yuan, N. Ingle, K-B Jung, M. Seamons,
S. Venkataraman, V. Banthia, K. Lilja, P. Leon, G. Karunasiri,
S. Yoon, and A. Mascarenhas
Abstract—This brief focuses on the physical characteristics of three
dielectric films which can induce a significant degree of tensile or com-
pressive stress in the channel of a sub-90-nm node MOS structure.
Manufacturable and highly reliable oxide films have demonstrated, based
on simulation, the ability to induce greater than 1.5-GPa tensile stress in
the Si channel, when used as shallow trench isolation (STI) fill. Low–tem-
perature blanket nitride films with a stress range of 2 GPa compressive to
greater than 1.4 GPa tensile were also developed to enhance performance
in both PMOS and NMOS devices. Combined with a tensile first interlayer
dielectric film, the stress management and optimization of the above films
can yield significant performance improvement without additional cost, or
integration complexities.
Index Terms—Dielectric films, semiconductor device fabrication, semi-
conductor films.
I. INTRODUCTION
Despite significant challenges to device scaling, Moore’s Law has
continued to be a driver for the semiconductor industry. In order to
continue conventional CMOS device scaling to its extreme theoretical
limit and to keep Moore’s Law on track, technologists are using strain
engineering to further enhance and extend device performance. Unlike
junction engineering, gate oxide scaling or poly CD reduction, only
strain engineering is able to deliver enough performance boost to en-
able Moore’s Law beyond the 90-nm node [1], [2]. The nearly 4.2%
lattice mismatch between the single crystal Ge and Si lattice struc-
ture is the foundation of strain engineering in the silicon industry. The
electronic conduction and valence band structure of SiGe was well es-
tablished following the early preparation of homogenous SiGe alloys
nearly four decades ago [3], [4]. The advent of pseudomorphic depo-
sition of Si on GexSi1 x extended this understanding to strained lat-
tice structure and enabled examination of electrical characteristics of
strained-Si [5]. The cited work conclusively predicted strained-Si to
have higher carrier mobility than the relaxed Si lattice structure. The
enhanced mobility in strained-Si is partly due to reduced intervalley
phonon scattering and lower effective mass. The induction of localized
strain via deposition of dielectric films is an alternative way to induce
localized stress in the channel of sub-90-nm devices. Films like sali-
cide, oxide and nitride spacers can affect device performance by in-
ducing strain in addition to other effects. In this brief we focus on three
dielectric layers that, when integrated, can create significant strain in
the channel of a MOS device. In particular, we discuss the phenomenon
of stress magnification in the channel of a sub-90-nm device.
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II. TRENCH ISOLATION
Despite its compressive nature and degradation of NMOS mobility,
high density plasma (HDP) is currently the most commonly used
gap-fill technology for shallow trench isolation (STI) applications due
to ease of polishing and superior wet etch rate results. As geometries
shrink, however, the issue of stress and the degradation of NMOS
mobility caused by films deposited via HDP technology could be a
significant process disadvantage. For example, although STI depth has
remained nearly constant in the past few technology nodes, the pitch in
a 65-nm node could be as aggressive as < 200 nm. Combined with an
estimated poly pitch of less than 200 nm, trench processing can induce
significant stress in the channel of the minimum design rule structures.
Scott et al. [6] first reported considerable reduction of NMOS Idsat as
the device width decreases, for a given device length. They therefore
concluded that the effect of HDP compressive stress is more profound
on the NMOS device performance; PMOS performance remained
unaffected by decreasing width.
In this brief, we will discuss an innovative product, the high aspect
ratio process (HARP), developed using a new O3/ tetraethoxylonesi-
lane (TEOS)-based subatmospheric chemical vapor deposition trench
fill process. This technology is intended to have two key benefits: a
greater than 6:1 aspect ratio gap-fill capability without voids or seams;
and the ability to tune an induced stress on silicon. As deposited, this
film is nearly 200-MPa tensile. Due to absorption of moisture from the
air, the film stress changes from tensile toward compressive over a pe-
riod of 24 h. By properly annealing the film in an inert gas or a gas
with nitridizing agent we can stabilize and tune the stress (Fig. 1). De-
pending on annealing conditions and ambient gas such as N2, N2O, NO
or NH3 one can tune the final stabilized stress to a value from tensile
to compressive.
Modeling showed that the high aspect ratio of the shallow trenches
at the sub-90-nm node increase the stress near the surface of the sil-
icon. Furthermore the visco-elastic relaxation of the stresses in the deep
trench is so much slower than the stress relaxation in a plain oxide film,
that with suitable process control, the STI process can control channel
stresses. Many steps in the front end of the process also generate me-
chanical stress, but in general the generated stresses add/subtract to the
stress generated by the STI. Note, the steps that substantially change
the structure of the silicon or trench (e.g., S/D SiGe epi), also directly
change the stresses caused by the STI process.
In our simulations we have used a visco-elastic model, with param-
eters from Senez et al. [7], [8]. After some small calibration adjust-
ments of the model parameters, the model well captures the annealing
behavior of the blanket oxide film. The elastic mechanical stresses are
created by the difference in the temperature expansion coefficient be-
tween silicon and the oxide trench fill. In addition, when the trench
fill comprises the new TEOS-based oxide, the structural rearrange-
ment of oxide during the anneal process causes the material to contract,
giving rise to additional (and opposing) stresses. At high temperatures
(> 800 C) and at high stresses the oxide becomes viscous, and the
elastic stresses relax. The distribution of the lateral stress component
is shown in Fig. 2. In the simulations the HDP oxide is assumed re-
laxed at the process temperature of 900 C and the temperature is then
ramped down to room temperature. The oxide has a smaller thermal
expansion coefficient than silicon, thus, the HDP oxide will not shrink
as much as the silicon during ramp down. Hence, a compressive lateral
stress will be generated in the structure. In the tensile oxide process, the
reactions in the oxide during ramp up cause it to shrink, and generate
strong tensile stresses. The tensile stresses are partly relaxed by the
viscous flow of the oxide at high temperatures, and somewhat reduced
during ramp down due to the larger thermal expansion coefficient of
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Fig. 1. Hysteresis effect of the as deposited film as a function of temperature (nitrogen ambient). The stress of the film is fully stable after the first anneal cycle.
Fig. 2. Lateral component of the stress (MPa) generated by simulation in
the HDP process (right) and the newly developed process (left). The figure
shows the whole structure with the silicon (white) in the middle surrounded
by STI (grey). Poly and spacer are shown on top, but were not included in the
simulation.
silicon. However, large tensile stresses can still remain in the structure
after the completed process. Note that the lateral stress component in-
creases (around 50%) from the mid-trench up toward the surface of the
silicon. This increase is caused by the fact that the oxide contraction (as
well as expansion) is both lateral and vertical. When the aspect ratio of
the trench is large, the vertical contraction “amplifies” the tensile lat-
eral stress at the surface of the silicon.
The one-dimensional simulation and the wafer bending experiment
indicate that, if the oxide in the trench relaxes as much as the oxide film
on the flat wafer, most of the tensile elastic stress would be relaxed in a
typical annealing process. However, in the visco-elastic model for the
oxide behavior the shear (deviatoric) stresses are relaxed much faster
than the pressure (dilatational) component. Our modeling results show
that as the aspect ratio increases (narrower trenches), the stress relax-
ation in the trench becomes much slower than in the film on top.
As discussed above, strained silicon improves NMOS device per-
formance by increasing the mobility of carriers in the inversion layer.
While the mechanism for electron mobility improvement is still a topic
of research, the cause is often assumed to be a reduction in the inter-
valley acoustic phonon scattering rate, as well as a reduction in effec-
tive mass. Currently, the mobility models of standard device simula-
tion programs do not include the effect of strained silicon on inversion
layer mobility. However, Oldiges et al. [9] has demonstrated that ad-
justing the surface acoustic phonon scattering term in a standard mo-
bility model is an effective approximation; this is the approach adopted
here. Using the Darwish–Klaasen [10] mobility model, the mobility
parameters were tuned so as to match the universal mobility data as
well as strained silicon mobility data for varying values of the surface
acoustic scattering coefficient. The calibrated mobility model was then
used in numerical device simulation to estimate the impact of the im-
proved mobility on drain current. The device structure used was the
so-called “MIT 50-nm well-tempered MOSFET,” one of a series of
MOS device structures commonly used in the academic community
for scaling and carrier transport research [11]. The results, as seen in
Fig. 3, show a larger than 12% increase in drain current for strain.
This is equivalent to tensile strain of 1.6 GPa. Experimentally, we ver-
ified these results, using micro-Raman scattering measurement. Fig. 4
shows the measured Raman scattering peaks for HARP and HDP along
with the Si substrate. The data indicates that Si with HARP is under
tensile stress to about 218 MPa while the Si channel with the HDP
filled trenches is under compressive stress to about 43 MPa. It is im-
portant to note that the measured data represents the average stress in
the layer since the excitation light penetrates into the unstressed silicon
substrate.
III. NITRIDES AND FIRST INTERLAYER DIELECTRIC
An alternative method of local stress induction is applied post salici-
dation via deposition of a stress inducing nitride layer [1], [2]. In most
published brief the stress of the nitride is tuned to tensile. As a result,
the silicon beneath would be compressive. The channel of the transistor
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TABLE I
AREA/POSITION OF THE THREE PEAKS AND DEPENDENCE OF RATIO/SUM OF N–H AND SI-H AS A FUNCTION OF STRESS
Fig. 3. Drive currents of a simulated NMOS device for stress conditions
predicted by the simulations presented in Fig. 2(left).
Fig. 4. Micro-Raman average stress comparison of the HARP and HDP
filled trenches. The averaged stress in the first 150 nm of Si contributes to the
frequency shift signal. Clearly the shift in the frequency indicates an enhanced
tensile stress in Si via HARP processing. Note that the magnified stress at the
surface of Si (first 50 nm) is averaged with that of the more relaxed Si lattice in
the bulk.
would respond to this compressive force by becoming tensile. Nitride
deposition, in this brief, is done at a low temperature of 400 C. Both
liquid and gas based silicon sources can be combined with NH3 to de-
posit a conformal nitride at low temperature. Other physical character-
istics of the film such as etch rate and index of refraction are kept nearly
constant throughout this stress variation range.
It is known that the incorporation of hydrogen during the plasma-en-
hanced chemical vapor deposition (PECVD) growth into the silicon ni-
tride film generates N–H and Si–H bonds in addition to dominant Si–N
Fig. 5. FTIR spectra showing the N–H, Si–H, Si-O, and Si–N peaks of three
samples used in this brief. Note that the spectra are shifted along the vertical
axis for clarity.
bonds [12]. The presence of N–H and Si–H bonds plays an important
role in determining the stress of the SiN film. Fig. 5 shows the measured
absorption FTIR spectra for samples with stresses varying from high
compressive to high tensile. Notice that the peak position and absorp-
tion strength of the N–H, Si–H, and Si–N vibration modes are affected
by the degree of stress in the film.
Table I summarizes the measured N–H, Si–H, and Si–N peak posi-
tion (cm 1) and the area under each absorption peak. Notice that the
N–H peak position increases with the increasing tensile stress, while
the opposite behavior is observed for Si–H and Si–N. To understand
the role of hydrogen on the film stress, the ratio and sum of the peak
areas of N–H and Si–H were calculated. It can be seen that the sum
of the N–H and Si–H peak areas remains nearly the same, indicating
that total hydrogen content of the films are nearly the same, which
was confirmed by the NRA measurement. In addition, as the film be-
comes more tensile the N–H/Si–H ratio decreases which indicates an
increase in Si–H bonds and a decrease in N–H bonds, since the total hy-
drogen content remains nearly the same. It is known that the formation
of Si–H bonds tends to reduce the strength of remaining Si–N bonds at-
tached to the same Si atom due to the electro-negativities of Si, N and H
atoms [13]. This implies that as the films become more tensile, the Si–N
peak position will red shift, which is clearly seen from the measured
Si–N peak positions. As the Si–N bond strength weakens, its length in-
creases, which amounts to a stretching of the SiN film making it more
tensile. This can produce a larger compressive stress on the underlying
Si substrate. In addition, the weaker Si–N bonds can strengthen the re-
maining N–H bonds making the N–H peak position blue shift. This
was clearly observed in the FTIR measurement when the stress in SiN
film changes from 1.3 GPa compressive to 1 GPa tensile the N–H peak
position changed from 3332 cm 1 to 3357 cm 1. It was also found
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 10, OCTOBER 2004 1743
that as the Si–H concentration increases, the peak position of the Si–H
bond decreases in energy (lower wave number), indicating the increase
of the Si–H bond length. One possible explanation is that the stretching
of the Si–H bonds is due to attractive force on hydrogen atoms by the
nitrogen atoms, which have donated hydrogen atoms to silicon to in-
crease the Si–H concentration. Similar enhancement of attraction was
also observed between the remaining N–H bonds as the film becomes
more tensile. This study shows that the higher ratio of Si–H bonds to
N–H bonds, for a given amount of hydrogen in a SiN film, plays an
important role on the stress of the film.
One way of changing the magnitude of the stress in the channel is to
modulate the thickness of the nitride film. Due to restrictions on lithog-
raphy and etch, however, the nitride film cannot be thick enough to
allow extension of the stress inducing nitride process to future nodes. In
general, the nitride layer film is followed by a first interlayer dielectric
deposition, which in most processes is a fixed nontunable compressive
film. In this brief we tuned the stress of the nitride and then enhanced
the magnitude of the locally induced stress on silicon by depositing a
stress tunable first interlayer dielectric, i.e., we used this subsequent
layer to increase the effective thickness of the stress inducing nitride
layer.
IV. CONCLUSION
We have demonstrated three dielectrics films that, when integrated
together, can induce a significant degree of strain into the channel of a
sub-90-nm device. Due to tunability of stress, both PMOS and NMOS
devices can benefit from the above films, depending on which integra-
tion methods are implemented. Combined with traditional techniques
to induce stress in the channel, such as SiGe processing, this unique
stress management can significantly boost the next-generation device
performance and extend Moore’s law.
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Nitride-Based LEDs With Modulation-Doped
Al Ga N–GaN Superlattice Structures
T. C. Wen, S. J. Chang, C. T. Lee, W. C. Lai, and J. K. Sheu
Abstract—Modulation doped Al Ga N–GaN superlattice struc-
tures were used to spread pulse current in nitride-based light emitting
diodes (LEDs). Although the 20-mA electroluminescence (EL) intensity
of the LEDs with modulation-doped AlGaN–GaN superlattice structures
was found to be 10% smaller than that of the conventional LEDs, it was
found that LEDs with the AlGaN–GaN superlattice structures could all
endure a 2000-V reverse electrostatic discharge (ESD) pulse voltage. Some
LEDs can even survive with an 8000-V reverse ESD pulse voltage, which
is equivalent to “Class 3B” of Human Body Mode testing.
Index Terms—Current spreading, electroluminescence (EL), electro-
static discharge (ESD), light-emitting diodes (LED), modulation-doped
AlGaN–GaN superlattice structures.
Electrostatic discharge (ESD)-induced electrical pulse is one of the
main reliability concerns of optoelectronic devices. ESD damaged
devices can appear dim, dead or shorted. Generally speaking, nitride-
based optoelectronic devices [1] are considered “Class 1” devices
[2], which can be destroyed by a discharge of only 10 V. Thus, it is
extremely important to improve ESD reliability of the nitride-based
devices. To our knowledge, only very few reports regarding to the
ESD effects could be found in the literature, particularly for those
related to GaN-based optoelectronic devices [3]–[5]. Previously, it has
been shown by Inoue et al. that one can combine GaN light-emitting
diodes (LEDs) with Si-based Zener diodes through flip-chip process
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